- 01
- 02
- 03
- 04
- 05
- 06
- 07
- 08
- 09
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26
- 27
- 28
- 29
- 30
- 31
- 32
- 33
- 34
- 35
- 36
- 37
- 38
alex@ASD-PC:~/TypeScriptCompiler/3rdParty/llvm-wasm/debug/bin$ node mlir-translate.js --help
OVERVIEW: MLIR Translation Testing Tool
USAGE: mlir-translate.js [options] <input file>
OPTIONS:
Color Options:
--color - Use colors in output (default=autodetect)
General options:
--dot-cfg-mssa=<file name for generated dot file> - file name for generated dot file
--mlir-disable-threading - Disabling multi-threading within MLIR
--mlir-elide-elementsattrs-if-larger=<uint> - Elide ElementsAttrs with "..." that have more elements than the given upper limit
--mlir-pretty-debuginfo - Print pretty debug info in MLIR output
--mlir-print-debuginfo - Print debug info in MLIR output
--mlir-print-elementsattrs-with-hex-if-larger=<long> - Print DenseElementsAttrs with a hex string that have more elements than the given upper limit (use -1 to disable)
--mlir-print-op-on-diagnostic - When a diagnostic is emitted on an operation, also print the operation as an attached note
--mlir-print-stacktrace-on-diagnostic - When a diagnostic is emitted, also print the stack trace as an attached note
-o=<filename> - Output filename
--split-input-file - Split the input file into pieces and process each chunk independently
Translation to perform
--deserialize-spirv - deserialize-spirv
--import-llvm - import-llvm
--mlir-to-llvmir - mlir-to-llvmir
--serialize-spirv - serialize-spirv
--test-spirv-roundtrip - test-spirv-roundtrip
--test-spirv-roundtrip-debug - test-spirv-roundtrip-debug
--verify-diagnostics - Check that emitted diagnostics match expected-* lines on the corresponding line
Generic Options:
--help - Display available options (--help-hidden for more)
--help-list - Display list of available options (--help-list-hidden for more)
--version - Display the version of this program
program exited (with status: 0), but EXIT_RUNTIME is not set, so halting execution but not exiting the runtime or preventing further async execution (build with EXIT_RUNTIME=1, if you want a true shutdown)
alex@ASD-PC:~/TypeScriptCompiler/3rdParty/llvm-wasm/debug/bin$
ASD_77 28.09.2021 02:59 # 0
j123123 28.09.2021 03:48 # 0
JloJle4Ka 28.09.2021 06:53 # +1
Stallman 28.09.2021 07:30 # 0
guest6 28.09.2021 13:34 # +2
JloJle4Ka 28.09.2021 06:55 # +2
ASD_77 28.09.2021 10:41 # 0
ASD_77 28.09.2021 10:42 # +1
bormand 28.09.2021 10:53 # +2
Странно что не аппрувнули более-менее техническую тему, когда рядом всякие дотеры-онанисты пишут о своей нелёгкой борьбе и их лайкают...
JloJle4Ka 28.09.2021 11:20 # +1
DelphiGovno 28.09.2021 23:17 # 0
ASD_77 28.09.2021 23:21 # +1
DelphiGovno 28.09.2021 23:31 # 0
ASD_77 29.09.2021 00:13 # 0
DelphiGovno 29.09.2021 11:01 # 0
Кстати, LIRA - балдёжное название.
ASD_77 29.09.2021 00:13 # +2
bormand 29.09.2021 08:32 # +1
ASD_77 29.09.2021 14:39 # 0
j123123 02.06.2022 17:03 # 0
https://mlir.llvm.org/
> MLIR is a powerful representation, but it also has non-goals. We do not try to support low level machine code generation algorithms (like register allocation and instruction scheduling). They are a better fit for lower level optimizers (such as LLVM).
guest6 02.06.2022 17:19 # 0
Этакий SSE для виртуальных процов
j123123 03.06.2022 12:03 # 0
Типа да. Там пишут что через него всякие нейронки можно оптимизировать, всякую там dataflow хуйню, трансформация графов зависимости хуйни от хуйни во времени, чтобы это эффективно разбросать на кучу потоков чтобы оно быстро вычислялось
> The ability to represent dataflow graphs (such as in TensorFlow), including dynamic shapes, the user-extensible op ecosystem, TensorFlow variables, etc.
> Optimizations and transformations typically done on such graphs (e.g. in Grappler).
> Ability to host high-performance-computing-style loop optimizations across kernels (fusion, loop interchange, tiling, etc.), and to transform memory layouts of data.
> Code generation “lowering” transformations such as DMA insertion, explicit cache management, memory tiling, and vectorization for 1D and 2D register architectures.
> Ability to represent target-specific operations, e.g. accelerator-specific high-level operations.
> Quantization and other graph transformations done on a Deep-Learning graph.
> Polyhedral primitives.
> Hardware Synthesis Tools / HLS.